



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ :

H01L 21/768, 21/311

A1

(11) International Publication Number:

WO 00/22671

(43) International Publication Date:

20 April 2000 (20.04.00)

(21) International Application Number: PCT/US99/11312

(22) International Filing Date: 21 May 1999 (21.05.99)

(30) Priority Data:

09/172,982


14 October 1998 (14.10.98)

US

(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US];
One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453
(US).(72) Inventors: PELLERIN, John, G.; 6546 Needham Lane, Austin,
TX 78739 (US). WERNER, Thomas; Apartment #1012,
6307 Bluff Springs Road, Austin, TX 78744 (US).(74) Agent: DRAKE, Paul, S.; Advanced Micro Devices, Inc., 5204
East Ben White Boulevard, Mail Stop 562, Austin, TX
78741 (US).(81) Designated States: JP, KR, European patent (AT, BE, CH, CY,
DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,
SE).

Published

With international search report.

(54) Title: METHOD OF MAKING DUAL DAMASCENE CONDUCTIVE INTERCONNECTIONS AND INTEGRATED CIRCUIT
DEVICE COMPRISING SAME

(57) Abstract

The present invention is directed to a method of forming conductive interconnections (39) on an integrated circuit device and an integrated circuit device comprising the same. The method is comprised of forming first (16) and second (24) layers of dielectric materials that are selectively etchable with respect to one another. The method also comprises forming the second layer (24) above the first layer (16) and in a previously defined opening (20) in the first layer (16). The method further comprises removing portions of the second layer (24) to define an opening (30) therein and to remove the portion of the second layer (24) previously deposited in the opening (20) in the first layer (16). Thereafter, a conductive material is positioned in both of the openings (20, 30) in the first and second layers (16, 20). The integrated circuit device is comprised of first and second layers (16, 20) of dielectric material having openings (20, 30) formed therein and an integrally formed conductive structure (39) formed only in said openings in said first and second layers.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon		Republic of Korea	PT	Portugal		
CN	China	KR	Republic of Korea	RO	Romania		
CU	Cuba	KZ	Kazakhstan	RU	Russian Federation		
CZ	Czech Republic	LC	Saint Lucia	SD	Sudan		
DE	Germany	LI	Liechtenstein	SE	Sweden		
DK	Denmark	LK	Sri Lanka	SG	Singapore		
EE	Estonia	LR	Liberia				

METHOD OF MAKING DUAL DAMASCENE CONDUCTIVE INTERCONNECTIONS AND INTEGRATED CIRCUIT DEVICE COMPRISING SAME

TECHNICAL FIELD

5 The present invention is generally related to semiconductor processing, and, more particularly, to the formation of multi-level conductive interconnects on integrated circuit devices.

BACKGROUND ART

10 A conventional integrated circuit device, such as a microprocessor, is typically comprised of many thousands of semiconductor devices, *e.g.*, transistors, formed above the surface of a semiconducting substrate. For the integrated circuit device to function, the transistors must be electrically connected to one another through conductive interconnections. Many modern integrated circuit devices are very densely packed, *i.e.*, there is very little space between the transistors formed above the substrate. Thus, these conductive interconnections must be made in multiple layers to conserve plot space on the semiconducting substrate. This is typically accomplished through the formation of a plurality of conductive lines and conductive plugs formed in alternative layers of dielectric materials formed on the device. As is readily apparent to those skilled in the art, the conductive plugs are means by which various layers of conductive lines, and/or semiconductor devices, may be electrically coupled to one another. The conductive lines and plugs may be made of a variety of conductive materials, such as copper, aluminum, aluminum alloys, titanium, tantalum, titanium nitride, tantalum nitride, tungsten, etc.

15 One particular technique used to form such conductive lines and plugs is known as a dual damascene technique. One variation of this technique involves the formation of a first layer of a dielectric material, formation of a relatively thin etch stop layer (for example comprised of silicon nitride) above the first dielectric layer, patterning of the etch stop layer to define openings corresponding to plugs to be formed in the first dielectric layer, and formation of a second dielectric layer above the etch stop layer. Thereafter, an etching process is used to define an opening in the second dielectric layer, and to remove portions of the first dielectric layer positioned under the openings previously formed in the etch stop layer. The openings in the first and second layers of dielectric material correspond to a yet to be formed metal plug and metal line, respectively. Thereafter, the openings in the first and second dielectric layers are filled with an appropriate metal or layers of metal.

20 The dual damascene technique is very labor-intensive in that it requires the formation of three process layers, the first and second dielectric layers as well as the etch stop layer. Additionally, the etch stop layer, which is typically comprised of a material having a relatively high dielectric constant, such as silicon nitride with a dielectric constant of approximately eight, tends to increase the capacitance between the adjacent metal lines. This increase in capacitance tends to reduce the speed at which electrical signals may travel along the metal line, which may cause a reduction in the operating speed of the integrated circuit device and increase the power consumption of the device (which tends to cause heat to build up in the entire device, *e.g.*, a microprocessor).

25 The present invention is directed to a method and device for solving some or all of the aforementioned problems.

DISCLOSURE OF INVENTION

30 The present invention is directed to an integrated circuit device having improved conductive interconnections and method for making same. The method comprises forming first and second layers comprised of first and second dielectric materials, the first and second dielectric materials being selectively etchable with

40

respect to one another. The second layer is formed above the first layer and in a previously formed opening in the first dielectric layer. The method further comprises removing portions of the second layer to define an opening in the second layer and to remove said second dielectric material from the opening in the first layer. The method also comprises forming a conductive material in the first and second openings in the first and second layers, respectively.

The present invention is also directed to an integrated circuit device having a novel conductive interconnection structure. The device is comprised of a first layer of a dielectric material and a second layer of a dielectric material positioned adjacent the first layer of dielectric material. The first and second layers of dielectric material have first and second openings formed therein, respectively. The device further comprises a conductive structure formed only in the first and second openings formed in the first and second layers of dielectric material.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

Figure 1 is a cross-sectional view of a semiconductor device having a dielectric layer formed above the substrate, and a patterned layer of photoresist formed thereabove;

Figure 2 is a cross-sectional view of the device shown in Figure 1 after an opening has been formed in the first dielectric layer and the layer of photoresist has been removed;

Figure 3 is a cross-sectional view of the device shown in Figure 2 after a second dielectric layer has been formed above the first dielectric layer, and a patterned layer of photoresist is formed above the second dielectric layer;

Figure 4 is a cross-sectional view of the device shown in Figure 3 after an opening has been formed in the second dielectric layer; and

Figure 5 is a cross-sectional view of the device shown in Figure 4 after an appropriate metal has been positioned in the openings defined in the first dielectric layer and the second dielectric layer.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

MODES FOR CARRYING OUT THE INVENTION

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

The present invention will now be described with reference to Figures 1-5. Although the various regions and structures of a semiconductor device are depicted in the drawings as having very precise, sharp configurations and profiles, those skilled in the art recognize that, in reality, these regions and structures are not as precise as

indicated in the drawings. Additionally, the relative sizes of the various features depicted in the drawings may be exaggerated or reduced as compared to the size of those features on fabricated devices. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present invention.

In general, the present invention is directed to the formation of conductive interconnections on an integrated circuit device, *e.g.*, the formation of electrically conductive lines or paths between multiple transistors on a microprocessor. In general, the method comprises forming conductive interconnections using first and second dielectric layers that may be selectively etched with respect to one another. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of technologies, *e.g.*, NMOS, PMOS, CMOS, etc., and is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc.

As shown in Figure 1, an illustrative transistor 12 is formed on a surface 13 of a semiconducting substrate 10. The illustrative transistor 12 is comprised of a gate conductor 15, a source region 14, and a drain region 17. The transistor 12 may be formed by a variety of known techniques and its particular method of manufacture should not be construed as limiting the invention. Moreover, although the present invention will be disclosed in the context of forming a conductive interconnection to the source region 14 of the transistor 12, those skilled in the art will readily recognize that it is applicable to the interconnection of conductive lines or plugs formed on alternative layers of a semiconductor device.

As shown in Figure 1, the first dielectric layer 16 is formed above the surface 13 of the semiconducting substrate 10 or on top of a previous interconnect layer (not shown). Thereafter, a layer of photoresist 18 is formed above the first dielectric layer 16, as shown in Figure 1. The present invention will be described in the context of the formation of conductive plugs (not shown) in the first dielectric layer 16. However, those skilled in the art recognize that, instead of the conductive plugs, conductive lines (not shown) could be formed in the first dielectric layer 16. The photoresist layer 18 may be patterned using traditional photolithography techniques to define an opening 11. In one illustrative embodiment, the opening 11 is generally circular in nature (although other configurations are possible, *e.g.*, square or rectangular) and corresponds to the size of the conductive plugs that will ultimately be formed in the first dielectric layer 16. Of course, for other applications, the opening 11 could be formed such that it corresponds to the metal lines that would be formed in the underlying dielectric layer.

The first dielectric layer 16 may be comprised of a variety of materials. For example, the first dielectric layer 16 may be comprised of either an organic-based material or a silicon-based material. That is, the first dielectric layer 16 may be comprised of an organic-based material such as a poly(arylene ether), such as Flare™ (trademark of AlliedSignal), a thermosetting oligomeric hydro-carbon, such as Silk™ (trademark of Dow Chemical), a poly(para-xylylene), such as AF-4™ (trademark of Specialty Coating Systems, Inc.), a poly(tetrafluoroethylene), such as Speedfilm™ (trademark of W.L. Gore), a poly(imide), a divinyl siloxane benzocyclobutane, such as Cyclotene™ (trademark of Dow Chemical). Alternatively, the first dielectric layer 16 may also be comprised of silicon-based materials, such as a fluorosilicate glass (FSG), hydrogen silsesquioxane (HSQ), silica xerogel, silica aerogel, silicon dioxide, silicon dioxide doped with boron or phosphorous, silicon oxynitride, silicon nitride, methyl silsesquioxane, etc. The first dielectric layer 16 may be formed by any of a variety of commonly used techniques for the formation of such layers, for example, chemical vapor deposition, low pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, sputtering, spin-coating, condensation, surface reaction, etc. If desired, the surface 19 of the first dielectric layer 16 may be planarized by,

for example, a chemical mechanical polishing process. The thickness of the first dielectric layer 16 may be varied as a matter of design choice. In one illustrative embodiment, the process layer 16 may have a thickness ranging from approximately 0.4- μm (4,000-10,000 Å).

The layer of photoresist 18 may be applied by a variety of known techniques, such as classic spin-on techniques followed by the appropriate curing. Thereafter, the photoresist layer 18 may be developed and patterned to define the opening 11 in the process layer 18. In the illustrative embodiment, where a via will be formed in the first dielectric layer 16, the opening 11 corresponds to that via. The layer of photoresist 18 may have a thickness ranging anywhere from approximately 0.4- μm (4,000-10,000 Å), as a matter of design choice.

The next process involves performing an etching process to define a via or opening 20 in the first dielectric layer 16, as shown in Figure 2. This etching process can be performed by a variety of standard techniques using the appropriate etch chemistries for the material that comprises the first process layer 16. For example, the opening 20 may be formed by an anisotropic plasma etching process, or a reactive ion etching process. The photoresist layer 18 may then be stripped to result in the structure shown in Figure 2. Of course, the photoresist layer may be partially consumed during the etching of layer 16.

As shown in Figure 3, the next process involves formation of a second dielectric layer 24 above the first dielectric layer 16. Note that a portion of the second dielectric layer 24 is formed in the opening 20 that was previously formed in the first dielectric layer 16. Thereafter, a second layer of photoresist 26 is formed above the second dielectric layer 24. The second photoresist layer 26 is patterned to define an opening 28. In the illustrative embodiment used to describe the present invention, the opening 28 formed in the photoresist layer 26 corresponds to the width of a conductive line, *e.g.*, a copper or aluminum alloy line, that will be formed in the second dielectric layer 24.

The second dielectric layer 24 may be comprised of a variety of materials. For example, the second dielectric layer 24 may also be comprised of an organic-based material or a silicon-based material, such as those identified above with respect to the first dielectric layer 16. However, if the first dielectric layer 16 is comprised of an organic-based material, then the second dielectric layer 24 should be comprised of a silicon-based material. Conversely, if the first dielectric layer 16 is comprised of a silicon-based material, then the second dielectric layer 24 should be comprised of an organic-based material. The first dielectric layer 16 and the second dielectric layer 24 are made of different materials that may be selectively etched relative to one another. The second dielectric layer 24 may be formed by a variety of known techniques, such as those outlined above with respect to the first dielectric layer 16. The thickness of the second dielectric layer 24 may be varied as a matter of design choice. In one illustrative embodiment, the second dielectric layer 24 may have a thickness ranging from approximately 0.4- μm (4,000-10,000 Å). Additionally, if desired, the surface 25 of the second dielectric layer 24 may be planarized by, for example, a chemical mechanical polishing operation or the layer 24 can be made of a self-planarizing material, *e.g.*, a spin-on dielectric. Similarly, the second photoresist layer 26 may be formed by a variety of known techniques, *e.g.*, spin-on, and subsequently developed to define the opening 28, as shown in Figure 3.

The next process involves performing an etching step that selectively etches the second dielectric layer 24 with respect to the first dielectric layer 16. This etching process may be an anisotropic plasma or reactive ion etching process. The particular etching process and chemistries used to remove the second dielectric layer 24 are matters of design choice that will depend upon the materials selected for both the first dielectric layer 16 and the second dielectric layer 24. Note that during this selective etching process, the portion of the dielectric layer 24

previously formed in the opening 20 in the first dielectric layer 16 is also removed. Thereafter, the second photoresist layer 26 is stripped to result in the structure shown in Figure 4.

Thereafter, as shown in Figure 5, an appropriate conductive material 32, such as a metal, may be deposited in both the opening 28 formed in the second dielectric layer 24 as well as the opening 20 formed in the first dielectric layer 16. The conductive material 32 may be comprised of a variety of materials, such as copper or copper alloy, aluminum or aluminum alloy, titanium or titanium alloy, tantalum or tantalum alloy, tungsten, or other like materials that may serve as a conductor. As will be readily recognized by those skilled in the art, the conductive material 32 constitutes an integrally formed conductive structure 39 that, in the particular illustrative embodiment used herein to describe the present invention, is comprised of a conductive line 41 and a conductive plug 43. In the particular embodiment depicted in the drawings, the conductive line 41 is positioned in the opening 30 in the second dielectric layer 24, and the conductive plug 43 is positioned in the opening 20 in the first dielectric layer 16. Note that this integrally formed conductive structure 39 is formed between two layers of dielectric material, layers 16 and 24. That is, in the structure depicted in Figure 5, there is no separate etch stop layer between the first and second dielectric layers 16, 24.

Of course, if desired, a liner (not shown) comprised of, for example, tantalum or titanium, or alloys of these metals, may be positioned in the openings 28 and 20 prior to the formation of the conductive material 32 in the openings 20, 28. Lastly, if desired, the surface 25 of the second dielectric layer 24 and the surface 35 of the conductive material 32 may be planarized using, for example, a chemical mechanical polishing operation.

Through use of the present technique, multi-level conductive interconnections may be made using fewer process steps than are currently involved in making such interconnections using traditional technology. Additionally, the resulting structure will have a lower capacitance since the present technique allows omission of the etch stop layer, traditionally comprised of a relatively high dielectric constant material (for example, silicon nitride with a dielectric constant of approximately seven). This lower capacitance and associated reduced power consumption may increase the performance of semiconductor devices employing the present invention. Thus, through use of the present invention, conductive interconnections may be formed more quickly and result in a structure that enhances device performance by reducing the capacitance between adjacent conductive lines and the overall power consumption of the device. Although the present invention has been discussed in the context of forming a single conductive plug and its associated conductive line, those skilled in the art will recognize that a plurality of these plugs and lines are formed across the surface of a given wafer during normal processing.

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

CLAIMS

1. A method of forming conductive interconnections (39) on a semiconductor device, characterized in that it includes the steps of:

forming first (16) and second (24) layers comprised of first and second dielectric materials, respectively, said first (16) and second (24) dielectric materials being selectively etchable with respect to one another, said second layer (24) being formed above said first layer (16) and in a previously defined opening (20) in said first layer;

removing portions of said second dielectric material to define an opening (30) in said second layer (24) and to remove said second dielectric material from said opening (20) in said first layer (16); and

forming a conductive material (32) in said openings (20,30) in said first and second layers (16,24).

2. The method of claim 1, wherein forming first and second layers (16, 24) comprised of first and second dielectric materials comprises forming a first layer (16) comprised of an organic-based dielectric material and forming a second layer (24) comprised of a silicon-based dielectric material.

3. The method of claim 1, wherein forming first and second layers (16,24) comprised of first and second dielectric materials comprises forming a first layer (16) comprised of a silicon-based dielectric material and forming a second layer (24) comprised of an organic-based dielectric material.

4. The method of claim 1, wherein said first layer (16) is comprised of one of a poly(arylene ether), a thermosetting oligomeric hydro-carbon, a poly(tetrafluoroethylene), a poly(para-xylylene), a poly(imide), and a divinyl siloxane benzocyclobutane.

5. The method of claim 1, wherein said second layer (24) is comprised of one of a poly(arylene ether), a thermosetting oligomeric hydro-carbon, a poly(tetrafluoroethylene), a poly(para-xylylene), a poly(imide), and a divinyl siloxane benzocyclobutane.

6. The method of claim 4, wherein said second layer (24) is comprised of one of a fluorosilicate glass, hydrogen silsesquioxane (HSQ), silica xerogel, silica aerogel, silicon dioxide, boron doped silicon dioxide, phosphorous doped silicon dioxide, silicon oxynitride, and silicon nitride.

7. The method of claim 5, wherein said first layer (16) is comprised of one of a fluorosilicate glass, hydrogen silsesquioxane (HSQ), silica xerogel, silica aerogel, silicon dioxide, boron doped silicon dioxide, phosphorous doped silicon dioxide, silicon oxynitride, and silicon nitride.

8. The method of claim 1, wherein forming a conductive material (32) in said openings in said first and second layers comprises forming a conductive material comprised of copper, aluminum, titanium, tantalum, tungsten, or alloys of such materials, in said openings in said first and second layers.

9. A method of forming conductive interconnections (39) comprised of a plurality of components on a semiconductor device, characterized in that it includes the steps of:

forming a first layer (16) comprised of a first dielectric material;

5 patterning said first layer (16) to define a first opening (20) in said first layer (16) corresponding to a component of said interconnections (39);



forming a second layer (24) comprised of a second dielectric material above said first layer (16) and in said first opening (20), said first and second dielectric materials being selectively etchable with respect to one another;

10 etching said second layer (24) to define a second opening (30) in said second layer (24) corresponding to a component of said interconnections (39) and to remove said second dielectric material from said first opening (20) in said first layer (16); and



forming a conductive material (32) in said openings (20,30) in said first and second layers (16,24).

15 10. The method of claim 9, wherein forming first and second layers (16,24) comprised of first and second dielectric materials comprises forming a first layer (16) comprised of an organic-based dielectric material and forming a second layer (24) comprised of a silicon-based dielectric material.

20 11. The method of claim 9, wherein forming first and second layers (16,24) comprised of first and second dielectric materials comprises forming a first layer (16) comprised of a silicon-based dielectric material and forming a second layer (24) comprised of an organic-based dielectric material.

**FIG. 1****FIG. 2**

2/3

**FIG. 3****FIG. 4**




FIG. 5

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/11312

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L21/768 H01L21/311

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 219 787 A (CAREY DAVID H ET AL) 15 June 1993 (1993-06-15) claims; figures 1-15 column 2, line 55 - column 4, line 34 column 5, line 13 - line 25 ---	1-11
X Y	US 4 423 547 A (FARRAR PAUL A ET AL) 3 January 1984 (1984-01-03) abstract; claims; figures column 4, line 34 - column 6, line 16 ---	1,3,5, 7-9,11 2,4,6,10
Y	EP 0 680 084 A (TEXAS INSTRUMENTS INC) 2 November 1995 (1995-11-02) abstract; claims; figures page 3, line 6 - line 25 page 3, line 50 - page 7, line 30 --- -/--	2,4,6,10

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"G" document member of the same patent family

Date of the actual completion of the international search

31 August 1999

Date of mailing of the international search report

08/09/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Hamdani, F

PCT/US 99/11312

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
------------	--	-----------------------

A	US 5 612 254 A (FRASER DAVID B ET AL) 18 March 1997 (1997-03-18) abstract; claims; figures column 2, line 60 - column 3, line 34 column 4, line 15 - column 5, line 16 ---	1-11
A	EP 0 435 187 A (FUJITSU LTD) 3 July 1991 (1991-07-03) column 5, line 30 - line 57 column 10, line 24 - line 40 column 16, line 37 - column 18, line 15	1,8,9

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/11312

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5219787	A	15-06-1993	US 5091339 A US 5173442 A	25-02-1992 22-12-1992
US 4423547	A	03-01-1984	CA 1168916 A EP 0066069 A JP 57199242 A	12-06-1984 08-12-1982 07-12-1982
EP 0680084	A	02-11-1995	US 5565384 A JP 8051154 A	15-10-1996 20-02-1996
US 5612254	A	18-03-1997	GB 2268329 A, B JP 6069353 A SG 42982 A US 5739579 A US 5817572 A	05-01-1994 11-03-1994 17-10-1997 14-04-1998 06-10-1998
EP 0435187	A	03-07-1991	JP 3198327 A US 5169800 A	29-08-1991 08-12-1992